Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sarathmandepudi

  1. S

    the meaning of IE+2 Frequency - explanation needed

    Re: Frequency ? Hi...see this one ..may be u will get one idea.. Sarath..
  2. S

    how to collect 3.3v to 5v inside chip?

    5v digital signals to 3.3v Use voltage doubler or Levelshifter....
  3. S

    Contact using metal2/poly, DRC Error-"contact is alone

    DRC Error Dear all.. pls give ans...i making a contact using metal2/poly ...after compleation i done DRC.it will shows the error.."contact is alone here"..that is located left bottom surfece of contact.... Thanks & Regard's....
  4. S

    Spice netlist from Magma - Model not found /cl013lv problem

    Re: Spice netlist from Magma hi.. try this ...... spp -convert -iofile inputfile [outputfile] or spp -convert <inputfile[>[outputfile]] spice to spectere netlist...............
  5. S

    Unit cell area- the area unit in terms of sq.microns

    Re: Unit cell area try this if useful or one basic idea... **broken link removed**
  6. S

    CMOS design program "Microwind "

    microwind download downloadn winrar
  7. S

    how to print layout image into word.doc??

    First use snapshot (tool)...then copy in paint...then strech the design as u r like..then...cut exact and paste....this will useful for nice pixel and reducing..image space....
  8. S

    list of semiconductor companies @ hyderabad

    hyderabad semiconductor companies hi.... AnalogDevices,Amd,TTM,Moschip,Qualcore,Qualcomm,Cogzn't,...............
  9. S

    hai frnds.what is matching trnsistor.plz explain

    Hi... as the same behavioral/naer to accurate...transistors will using by replace what ever u need...means...if u want to use transistor in design..but not available in library...then u will mapping the transistor as related behavior trans... than q...
  10. S

    security server for <ip address> refused

    ip address refused Hi all, I was trying to search for all the systems connected to my LAN network in Red Hat Linux 7.2, when i entered ssh <ip address> at my prompt, then it gave the following error " security server for <ip address> refused" would u please help me out regarding this...
  11. S

    What is the meaning and function of bump cell?

    Dear all pls tell me the mean of Bump Cell and also role...in design... Thanks & Regards......
  12. S

    DISTANCE PG IN EMBEDDED ,INDIA OR ABROAD

    hi... best to do Manipal Academy.... and also one private Vinayaka Missions..and also i heard Satyabhama-Chennai.... best of luck..
  13. S

    Cadence Abbreviation Tools

    cadence abbreviations ADW...............>Cadence Allegro Design Workbench - CCD .....Conformal Constraint Designer..it's the tool for STA - FINALE..... - IES ........Incisive Enterprise Simulator (Functional Verification, Testbench simulation) - IPCM...... Incisive Plan-to-Closure...

Part and Inventory Search

Back
Top