Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello
I'm new in FPGA and for the digital course in this semester I need to write verilog code for a digital clock and calender and present the result with altera DE1 for the final.
I wrote the code and it works properly. the clock is ok but for the calender I have problem with led. I want to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.