Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Interrupt latency is the time elapsed between:
1. Occurrence of an interrupt and its detection by the CPU
2. Assertion of an interrupt and the start of the associated ISR
3. Assertion of an interrupt and the completion of the associated ISR
4. Start and completion of associated ISR...
A 4-1 mux written in verilog case statement will be implemented in hardware as .....?
A 4-1 mux written using if else statements in verilog will be implemented in hardware as ...?
My question is both hardware implementation is same or different?
pls explain elaborately......
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.