Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi every one,
I am working with orcad16.3. I got some errors in making netlist file and its failed. please tell me a correct solution for this. These are the errors I got...
#86 ERROR(SPCODD-86): Null pin name found for PIN_NUMBER on line 819. To avoid such problems, use Part Developer to edit...
Hi,
keith and FvM, please let me know....can I put track/line in foot print itself....??
When I am doing artwork, its diaplaying DRC there.... Please help me.....
Hi sachin,
I also faced problem same as like you.... I am working with cadence16.3....
I am also having doubt that can I put track/line in foot print itself??.....
Please answer this and then we can go for solution..
thanks you so much pushpa... for that i have edited my footprints and updated them in my design... so again i edited text on silk screen to place them in proper positions in design... It became a big mess and killed so much time... but your idea is good and i will use that now onwards...
Hi,
I am working in cadence 16.3, I am preparing foot print for TQFP-80 microchip IC,
I have the mechanical layout of the (land pattern) of the component...
But I want to know, Is there any possiblity to get readily available footprints for them??
Instead of editing the existing footprint better you start making a new one, if have the pad and footprint mechanical details.
If you know the pad details then you can prepare the footprint, with those mechanical dimensions i.e pad to pad gap and IC width....
If you dont have the pad...
All standars package footprints are avialable in installed directory only...
If they are not enough , you need to prepare them...
most of the pad stacks also available there...you can use them for your footprints...if they are not enogh for your design..you need to modify available pads...
thank you marce...
I completed my layout and I am doing artwork for each layer..
Now I am facing problem with silkscreen bottom...top bottom and silkscreen top are completed...
Please find the attached here... If possible give the solution....
components placed on bottom layer and it is SMD...
hi... please help me...
I got this warning when doing artwork for silk screen bottom....
"WARNING: Null REGULAR-PAD specified for padstack SMD100_64_DIODE at (-2327.60 -2250.00)"...
for all SMD components pads... I got this warning...
thanks in advance.....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
