Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by santoshchiniwar

  1. S

    how to use bsim4 for finfet modeling?

    yes ! i want those please send it to my mail santosh.chini@gmail.com
  2. S

    what does gate capacitance indicates?

    hi all, i wanted to know what does gate capacitance indicates, like if gate capacitance is low higher operating frequency and low current capacitance...?
  3. S

    Vary subcircuit parameter (CMOS) width in hspice

    hi all I wanted to vary subcircuit parameter (CMOS) width in hspice... i have writtern NAND as subcircuit which is called in some other circuit know i have initiated .param width_n and width_p as nmos and pmos width respectively, now i wanted to vary this parameter from other circuit, As...
  4. S

    how to find bias co-efficient, capacitant,kn..etc in hspice

    hi all, can anybody help me out in writing hspice code for calculating, bias co-efficient, kn, kp, k`(trans conductance), capcitant (c-v curve) and noise margin for MOSFET (nMOS, or CMOS) ... please give me if u have any example.. ... thank you.....
  5. S

    how to measure the current in subckt

    hi, thank you very much it worked :)
  6. S

    how to measure the current in subckt

    hi, Actually mentioned above method didn't worked :( code is as follows ** subckt for NMOS ** .subckt DGNMOS NVd NVgf NVgb NVs X.......X..... . . . . mn1 NVd NVgf1 NVs 0 nmos w=60e-9 l='len' mn2 NVd NVgb1 NVs 0 nmos w=60e-9 l='len' En1 NVgf NVgf1 VOL= xxx En1 NVgb NVgb1 VOL=xxx ends...
  7. S

    can anybody share model file for 45nm mosfet?

    Re: model file for 45nm hi, That was high k mosfet i wanted normal mosfet.....!
  8. S

    how to measure the current in subckt

    hi, Could you please give me an example for measuring the current between the nodes in subckt ...
  9. S

    can anybody share model file for 45nm mosfet?

    model file for 45nm hi, can anybody share model file for 45nm mosfet......
  10. S

    how to measure the current in subckt

    hi, how can I measure the current and plot the graph for subckt in hspice code.. i want to measure the drain current of multigate FET
  11. S

    PTM (.pm format) model for hspice

    hi, can any body please help me how to use .pm format for hspice simulation... here following link to download the 45nm finfet.. whenever i simulate i get pmos1 is unfound, however i have put same name and tried many ways to do, but, nevertheless i got same error... can any body tell me what...
  12. S

    compact model file using BSIM3v3/4 in Hspice

    hi, Could anybody tell me how can I design compact model file and extract model parameter for DGFET using BSIM4 in Hspice.... i have written model equation for finfet but don't know how to implement on Hspice using Bsim3v3/4.. thank you....
  13. S

    how to use HSIM ? request for resources

    how did u compiled and simulated verilog-a in hspice?
  14. S

    Question about oxide thickness parameters in BSIM4 model

    Re: BSIM4 model Question please any body can explain, how to use bsim4 in hspice like bsim4 is in c-code. ! how to simulate it and extract the parameter
  15. S

    BSIM3 or BSIM4 implementation in verilogA

    please can u give the details for usage of BSIM4 implementation in verilogA.. and also can u tell me how to use BSIM4 model....
See more

Part and Inventory Search

Back
Top