Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by santhua

  1. S

    Calibre settings for exact matching of transistor values

    Hi, I have a doubt if there are any calibre settings to match transistor parameters exactly instead of matching there total widths. Scenario 1: If my schematic has a nmos with total_width =25u, l=400n, fingers=1 m=1 and my layout has a nmos of total_width=25u, l=400n, fingers=5. Scenario 2...
  2. S

    What is well proximity error and how to avoid it?

    Re: well proximity error Hi, In simple terms, any well will have non-uniform concentration of ions which is a process related issue, bcoz of which devices within this well will have different Vth depending on the placement of device wrt to the boundry of the well. Hence we have to place the...
  3. S

    Native device layout problem

    Hi, Why is that native nmos transistor cannot be placed within a Deep nwell. I have a case in which the whole analog ckt is placed within a Deep nwell but I am not able to place a Native mos. I am using UMC65. Thanks in Advance.
  4. S

    Deep n well for BJT of a BGR??

    hi, It is a late reply but i thought i will throw some light on it . you cannot put BJT within a deep nwell.it properties would change if done so and hence it does not get detected. Solution 1.If the isolation required is substrate isolation thenuse a marker layer to avoid soft check. 2.If...
  5. S

    spacing between N+ diffusion and NWELL

    Let me re-phrase the question, "The spacing from a nwell to a nmos diffusion region (N+ active outside the nwell)is required only because the regions extend during fabrication process or is there any other reason to it?" . (And I am not talking about the well tie or N+ diffusion being enclosed...
  6. S

    spacing between N+ diffusion and NWELL

    Hi Analayout , Thanx, can you elobrate a little more on it pls rgds, santhu
  7. S

    spacing between N+ diffusion and NWELL

    hi, Why should there be a huge spacing between N+ diff and NWELL. Is there any reason, other than the regions gettting extended during fabrication.
  8. S

    current and vtg matching

    what i current and voltage matching? what are the methods in which transistors can be current matched and vtg matched? thanks.........
  9. S

    exact differnce between multipliers and fingers

    hi , i have a basic doubt when a designer in schematic says he needs 2 multiplier and 3 fingers .......while doing the layout can we instantiate a transistor with 6 fingers..if no. what problem will arise .........

Part and Inventory Search

Back
Top