Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yeah surely, in stuck at as per it's name no speed dependency but in terms of fault covering which type of faults it will cover so coverage is more than transition.
Hi all,
Why the test coverage is more for "stuck-at" as compared to "at-speed or transition pattern" in ATPG? and which type of fault is not covered in transition that will cover in stuck-at?
Inout port and input output port declaration in top module
Hi all,
If i have three modules, one is top and other two is instaintiated in that top module. In top i have declare an inout port a and in other two modules i declared the same port as input a and output a. So is it correct way of...
Hi,
Can anybody explain the procedure of 1 parallel 5 serial pattern simulation. Is that any example or link or any whitepaper based on this serial and parallel simulation.
Hi,
In my simple design, I am giving some inputs and it is difficult for me to know which signal act as a clock. i.e. only "y" act as a clock or both "x" and "y" act as clock.
module my_design (q, d, x, y);
input x, y, d;
output reg q;
always@(posedge x or posedge y)
begin
if(x)
q <=...
I am doing scan insertition on DFTAdvisor tool. So in this tool how it is possible.
- - - Updated - - -
Hi oratie,
As you said, DC will automatically identify existing shift registers and convert only first reg into scan equivalent. So other flops that are in shift register are also part of...
Hi all,
Is it good to convert shift register as scan cell in netlist or not ? But how to add shiftt register in scan chain without converting it to scan cell/flops.
I have 4 bit shift reg in my design and i want to add this reg in scan chain without converting it to scan cell, but i am not...
I have read the spec, and I am not getting it correctly that in case of if I am passing an instruction then any data register is accessible according to that instruction but how the values are captured in data register.
And I also willing to know about at which phase of DFT ,JTAG comes, i.e...
JTAG is defined as a serial communication protocol and a state machine accessible via a TAP. But how the data is captured in capture_IR or capture_DR state it is the main issue and the data is shifted out through mux on TDO but what are the control signals at that time.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
