Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Please answer this question:
(Suppose u have to do layout of VCO and there are 4 satges of Differential type VCO stages1,2,3,4..How you will place these 4 VCO stages and while connecting one VCO stage to second VCO stagw,how will u connect?I mean to say what care u will take while connecting?)...
ezwave examples
U can see the eye diagram in cadence vy doing Transient simulation.
After completing simulation go for the Special calculator.
In Special Calculator one option is there by name Eye diagram.
main thing is how to Interprit the Eyediaram.
I am attaching one PDF along with this...
verilog divide by 10
Hello dear..
Its nice that u post the code here.
I want to ask is this code be used in Charge Pump PLL for the Feedback Divider Block?
Its like a Programmable Feedback divider..Am i right?
Added after 1 minutes:
assign out=(enable==1)?((dbn_en==0)? clk n[0]==1)...
Heel Amaranath
I want to know the general Design Procedure of PFD Block?
May be i/p freq=100MHz
Then how to start?
Do u have any PDF which explains the design of PFD block?
Re: jitter simulation
Dear
We have to do two analysis to see the Phase Noise in Spectre.The two analysis are
1.PSS
2.Pnoise
In specre simulation choose these two analysis and run the simulation.
If u click on PSS u have to give some parameters.same is the case with Pnoise.
Hello friends
I want to ask whats the design procedure of Phase Frequenct Detector Block?
In PFD block we saw 2 D Flip Flops and one AND gate.
Input signals are: REf and fedback and RESET
Output singals are : UP and DN
If the VCO Freq=200 MHZ
Input Freq Range=3 MHZ ~800 MHz
You have to simulate the Charge Pump Ckt and plot the average output current of the charge pump (Icp)Vs phase difference(Phy) between the FREF and FEEDBACK .There are many lectures on CP.Best paper for CP is Voughan Rhee`s paper.
Hello dear..
i am also trying to design a Symmetrical type load Delay cell in 0.18u.Maneatis delay cell PDF u might have read.shall I send the link.
http://www.truecircuits.com/images/pdfs/maneatis96b.pdf
main thing is there is a design procedure for designing such tyle of Delay Cells.
One more...
I can tell u the book name.
William F. Egan, Frequency Synthesis by Phase Lock (2nd ed.), John Wiley and Sons, 2000 (provides useful Matlab scripts for simulation
Please refer Cadence Tutorial on Jitter.It explains every type of Jutter types.Search in google..Just type Jitter,cadence..u will get.If u didnt get pleas tell me.I will give u the link.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
