Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ,
I have read this from mentor document....
DDR 3 1600MT, Fclock=800MHz
DATA =800MHZ
Address/Command=400MHZ@ 1T timing and =200MHz@ 2T timing
Control = 400MHz whatever 1T timg or 2T Timing
so you can see that address is getting halved even for 1T also? how if any one know kindly explain ?:!:
Hi Everybody,
How to decide the electrical threshold while simulating for crosstalk using DDRx Batch wizard in Hyperlynx.
i am not getting any concrete material for it?
For instance : if we have a DDR working at 1.5V then how to decide the electrical crosstalk
threshold for it.
kindly help.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
