Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Can anybody tell me what is the command for Virtual connection and JoinNets
in Calibre lvs. Please point me to the file to be edited for this as am new to this flow.
Regards,
Sandeep
FIrst connect all the unconnected signals from lvs report.
Then check for the signal mismatches and device errors.
Let me know the tool you are using for lvs so that i can elaborate more...
Regards,
Sandeep
Hi erikl,
Do u mean that the diffusion are also connected to VSS in a MOSCAP since it will not let the parasatic diode to be forward biased. And the poly can be connected to the +ve voltage wrt the nwell.
Correct me if am wrong.
Regards,
Sandeep
guard ring shielding+adc
The topic is whether shielding lines should be connected to VSS or VDD. I guess everybody who are discussing this topic knows what is shielding and uses of it.
Please add valuable and relevant comments to the topic so that the visitor to the topic is not disappointed...
Skill lang is required if you use cadence. But what am asking Deepak is a script that works for MAGIC tool. Or else let him post the available script which might help others in the forum.
Regards,
Sandeep
Re: Related to Inverter
Hi,
Ok to add to this, I added a chain of source followers with same drive in 0.35u technology and simulated the netlist.
The output voltage at the fourth stage is saturating at 1.6V and am unable to understand why is it so. The voltage should have been 1V or so at that...
Re: Related to Inverter
Hi,
It will not work as a inverter but as a source follower.
The output will not swing from Vdd to Gnd, but it will be Vdd-Vtn to Gnd+Vtp
Regards,
Sandeep
ic layout matching
Thanks for the info. What am wondering is does it really effect if I do a cross coupled matching with the devices shared.
A1 B1
B2A2
<----Sa---->A1<--------------------Sb-------------------->
<--------------------Sa-------------------->B1<----Sb---->...
ic dsm
Am still not clear how STI effects sharing of transistors for matching. Can you provide us some more info and if any doc available.
Regards,
Sandeep
converting laff to gdsii
Let me reframe the que : Can anybody throw light as to how the gdsii information is used in pattern generation. What are the steps from gdsii to tape-out.
fixing geometric drc with encounter
Regarding the density violations am not able to make out what
you intend to convey. Can you plz elaborate.
laff is lisp archival file format. We can convert laff to gds and viceversa. gds is the final thing which will be sent to fab. Can somebody throw more...
Carl_chao has already got that information and has thanked everybody for that.We have diverted the topic to something else. What sense does it make to write "make pcell" now.
Regards,
Sandeep
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
