Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
let say I have a transmitter and receiver and data is transmitted using embedded clock data line.
Than how receiver will extract clock signal from embedded stream. So that it can sample correct data without any issues.
As per My understanding there will be a PLL at receving side which will...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
