Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by samabraham

  1. S

    [SOLVED] doubt in well proximity effect

    Thanks for the document. But how an NMOS will be affected during implantation of Nwell , NMOS portion will be covered by photoresist during fabrication of Nwell.Please check the attachment.
  2. S

    [SOLVED] doubt in well proximity effect

    I have seen in PDKs spacing for NMOS from Nwell. Can anyone explain how an NMOS will get affected during Nwell fabrication??:!: please help...
  3. S

    protecting a signal net

    Why we should connect a shield to reference potential ?? Is it reference potential of the aggressor or victim??
  4. S

    sti effect and LOD effect

    Thanks erikl for the reply, STI - Shallow Trench Isolation, LOD -Length Of Diffusion, I have seen in some PDKs STI effect and LOD effect.
  5. S

    sti effect and LOD effect

    is there any difference between STI effect and LOD effect, are they same???
  6. S

    Diodes in antenna effect

    Hi Hanspi & dick_freebird, Thanks for the response...as mentioned above, its not a problem with my design I am having, its my doubt, How we will protect a transistor in such cases???
  7. S

    Folding structure - Mos Transistor

    yup...from the figure itself u can identify it, two Rg/2 s are in parallel
  8. S

    Diodes in antenna effect

    Its connected to a gate of the PMOS and alternating signal is coming from outside the chip. Slainte! Sam
  9. S

    Diodes in antenna effect

    OOps!!! sorry...I dont know Scottish language...whats meaning of Slainte??, hope its not bad..:-) Thanks for the reply. For the layout given to me supply voltage is 1.8V, the antenna violation is occurring in digital section, there I kept a diode with N-connected to the signal and P connected to...
  10. S

    Folding structure - Mos Transistor

    1st Case Resistors are in serires so effective R = R+R+R+R = 4R 2nd Case two pair resistors are in series which is in parallel to each-other so effective R = 2R parallel to 2R => 2Rx2R/(2R+2R) = 4RXR/4R =R so it is reduced by a factor of 4 .
  11. S

    Diodes in antenna effect

    Hi Slainte, Thanks for clear explanation. During fabrication this diode doesn't play any role other-than a leakage path for the collected ions but during normal operation will it affect the circuit functionality?What sort of diode we should use if the signal is alternating(AC) and how to...
  12. S

    Diodes in antenna effect

    Hi All, Please suggest me how to connect diodes to avoid Antenna Violation. I referred some books all are explaining it differently, some books suggesting to connect the N(cathode -ntype diffusion) of the diode to metal causing violation and P(anode- p substrate) to GND while some other book...
See more

Part and Inventory Search

Back
Top