Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
normally you can delay a write by a maximum of 16 wait state, if the wait state exceed 16 then you must issue a retry completion if you cannot post the write access. When a retry completion you must save the address, byte enable and the data and complete the access when a PCI master access...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
