Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I would like to attach some WSN to devices to collect info about power usage.. but I haven't worked with WSN.. so how should I start and how much time will it take me to actually start working in hardware with such sensors ... I hope it doesn't take too long cause my project has other...
Hello,
I would like to do a simple energy management algorithm.. do you suggest using simulink then doing hardware in the loop or going directly to programming a microcontroller using C?
Thanks!
Hello,
I'd like to find a good book that talks about photovoltaics please...a book that mixes between the theoretical as well as the practical side of photovoltaics...
Thanks in advance :-D
for constraining combinatorial logic, you don't need to associate input and output delays with a clock....it's the opposite of constraining sequential logic, where you always need to link your block with a clock
You can enter the design in three forms: VHDL/Verilog, DB, or EDIF
And the design libraries in DB
If you're using the GUI, then you'll find this in the tabs used for reading the design and libraries....if you're using commands then find the necessary command, I don't know it by heart
KULeuven has a high worldwide ranking. I guess it's number 50. IMEC is Europe's largest independent research center in Micro and Nano Technologies. So just go to Belgium and enjoy lots of chocolates and waffles :D
Re: FUTURE VLSI ?
I believe that as long as we're living and not retired from work, VLSI will exist but the technologies used will vary till scaling reaches saturation! After I'm 60 years old I won't care about working anymore...Maybe before that even :)
you should constrain your design according to its surrounding environment...so you should see where your inputs are coming from and where your outputs are going to be able to constrain your ports...this includes the clock signals and their uncertainty :)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
