Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Timing constraints
Hi,
I'm a beginner in fpga design and have a question.
I don't know how to setup Timing constraints.I know the path but i don't know how to choose proper values!
Xilinx ISE 9.1
Spartan II
please help.[/u]
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
