Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Thanks for your suggestion!
I am using ORSoC FPGA development board (**broken link removed**). I need the VHDL example code for communication between Flash ADC (8 bit parallal) and this FPGA.
---------- Post added at 14:32 ---------- Previous post was at 14:17 ----------
Hi,
This RC time...
Hi,
I want to use VHDL. And the question is....
1. I want to measure the RC time constant which is +/-100us by Flash ADC and FPGA
2. How to interface 8 bit parallal data (from Flash ADC) with FPGA by VHDL code
3. If the flash ADC data rate is greater than FPGA data rate than how can I handle...
Hi,
Thanks for your reply!
The flash ADC gives 8 bit parallel data with LVPECL/LVDS output. I need to connect to the 8 LVDS input of the FPGA and capture the counter value for each bit changes. I do not have idea how can I handle this parallel data by VHDL code. Would you please suggest me some...
Hi,
I am trying to measure the RC time constant (exponential decay time) by FPGA. I have already done it by micro-controller with two comparators. But now, I want to do it by FPGA and want to use VHDL.
For that, I have choosed Flash ADC (MAX105) and FPGA - ACTEL ProASIC3E (A3PE1500). But, I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.