Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
this is correct becuse 1/ln2 = 1.4 and the formule 1/1.4CR in the picture is for duty cycle 50 % with the same R and C in the circuit . ok ?
so i should to writed it T=1.4(C1R2 + C2R3) and by changing c1r2 and c2r3 we can change duty cycle --- F = 216hz >>> T = 4.6ms >>> t1 =3.2 ms >>>t2=1.4 ms...
tnx all . so if i want to design it with 2 tr and resistor and capacitor in base and collector (ASTABLE) i should to first : calculate frequency with ;
so : T1 = ln2 r1c1 = 0.7 ms and T2 = ln2 r2c2 = 0.3 ms (for duty cycle 70%)
and it give f= 1/T = 1khz
correct?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.