Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
spi master interface vhdl
help me, please :cry:
Added after 4 hours 3 minutes:
why I have to syncronize the SPI clock with the FPGA master clock??????
In my opinion it can working the modul drivin' only by the SPI-Master clock??
Any opinion, answer will be appreciated, thanks
create vhdl wrapper for verilog
You're right. Here is the module decl:
module SPI_slave(clk, SCK, MOSI, MISO, SSEL, LED);
input clk;
input SCK, SSEL, MOSI;
output MISO;
output LED;
But what i need right now is a translation of this code to vhdl language. Or a translator, because i didn't...
vhdl shift register edge detection
i was serchin' for a while at google but i didn't find any free useable tool for VHDL to Verilog convert.
Can anybody give me a link for a free , working tool.it will be appreciated, thanks
verilog spi
Does anybody have a simple spi interface written in vhdl.
Something like when the fpga is the slave and receiving - transmitting data to the Master. The Master is a PIC microcontroller.
What about the clocks frecvencies???? the pic clock(and the spi clock) is much slower than tha...
how to create a verilog wraper for vhdl design
unfortunatly i'm not very well in vhdl :) but i know it better than than the Verilog.
what i know is asm and c on PIC microcontrollers.
What i have to do is a SPI communication between a PIC18f and an Fpga. And of course a have problem with the...
vhdl spi
Can anybody give me a very simple spi implementation in vhdl.
I found one at fpga4fun.com but it is in verilog,
something like this what i need, but in vhdl, can anybody help me with a code or with a translating.
https://www.fpga4fun.com/SPI2.html
my project:
i need a communication...
free verilog to vhdl translator
Hi! i found a useful verilog code for my project, but i'm a vhdl user. I know that the Xilinx Webpack what i'm using support both verilog and vhdl.
But i would like to understand the all code,please, can anybody translate it for me.
it is not a long code. Even...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
