Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by S S Rayudu

  1. S

    Re: Placement Bounds

    Re: Placement Bounds what is the command for creating placement bounds of a particular unit in Encounter/Innovus? Thanks, Rayudu
  2. S

    [SOLVED] Why we use higher uncertainity values before CTS

    Hello, Why we use higher uncertainity values before CTS and smaller values after CTS.
  3. S

    RE : Timing violation where capture flop is being latched too early

    No margin were added
  4. S

    RE : Timing violation where capture flop is being latched too early

    Hello, Im my design .. my launch flop's clock is 1.4ns and my capture flop clock is 10ns. The data is getting latched by capture flop in 4ps resulting in large negative slack and setup violation. what would be the approach to solve this kind of situation. Thanks, S S Rayudu
  5. S

    [SOLVED] Re: Multi cycle paths

    Re: Multi cycle paths Hello, what are the practical problems occur by assigning multi-cycle path's to overcome setup violations. Any reply highly appreciated. Thanks, Rayudu
  6. S

    VHDL - Nbit multiplier test bench

    in my test bench im supposed not to give any test vectors for my 2 bit multiplier but test should be done for all 4 possible combinations by using for loops can some one help me with this
See more

Part and Inventory Search

Back
Top