Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by S.M.Badave

  1. S

    Computational time of Combinational Circuits sub components on FPGA

    Thanks Dan. Really your opinion counts. I did HDL programming and got desired result, however I searching for a method by which I can prove my result apart from all technological constraints. Can we cross check our design by some means w.r.t. design matrices given by EDA tool.
  2. S

    Computational time of Combinational Circuits sub components on FPGA

    Thanks! I am working on 'Retiming of DSP architectures', So I need to find out computational time of each node. Xilinx software what i am using using is not supporting to find out it. Kindly support
  3. S

    Computational time of Combinational Circuits sub components on FPGA

    I wanted to find out computational time of components of sequential circuit on xilinx FPGA
See more

Part and Inventory Search

Back
Top