Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rr667

  1. R

    [SOLVED] Synthesis using Synopsys Design Compiler of Verilog Encrypted Source Code File (.vp file) that was generated using Synopsys VCS

    Hello Kyrillos, First of all, encrypted files are used all the time with IPs from different vendors; you can encrypt an RTL file of your choice and use it in both simulation and synthesis just to get a feel of how encrypted (or as Synopsys call them, protected) files are used. Encrypted files...

Part and Inventory Search

Back
Top