Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
how did you define pre-layout verification ?
As far as i am concerned, we use simulation-based and/or formal verification
to verify RTL code, and use equivalent checking tool to check layout against RTL,
and use STA for timing-verification.
RP,
Hi there,
when we are talking about design flow, we usually mean the whole process from
design spec, RTL coding, simulation/verification, P&R, etc. There are a lot of EDA tools involved in the flow. For our company, we use Cadence and Mentor tools
for front-end flow, and Megma for back-end...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
