Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If I'm developing a fully associative cache of significantly large size, which replacement algorithm is best suited to go with it?
I've seen that for smaller fully associative structures like victim cache algorithms like FIFO and LRu tend to work quite well. But as the size increase, these...
I've seen in many papers that victim caches are associated with direct mapped L1 caches. Is it advantageous to use a victim cache associated with the L2 cache? If so please specify them.
Hi, when i checked the MHS file the Microblaze instances were mapped as follows:
the lines PARAMETER C_INTERCONNECT = 1 and were found to be missing in the Microblaze IP added afterwards.
I also tried to add an additional clock output to the clock generator.
what might i be missing?
how can I check for the connection?
the ports tab in system assembly view window doesn't show any clock signal connections. also for my design the BSB generated a clock generator and sys_proc_reset module.
should I manually modify the MHS file to pt in necessary clock signals for the...
It is not possible to create a system design comprising of two MicroBlaze processors operating at the same time. I used the base system builder wizard in Xilinx EDK 10.1 to design the system. Initially I built a single processor system and then tried to add the second processor IP (from IP...
I'm pretty new to the Embedded development suite, Xilinx Platform Studio. I've installed a rather old version of EDK (the 10.1 version). I intend to do a project on Web Server design, and stumbled upon a few doubts.
1. Is it necessary to call upon HDL wrappers for peripherals like the Ethernet...
In the fabrication of Carbon Nanotube FETs, the nanotubes are placed on the Si substrate over a layer of SiO2. Is this done to increase the band gap of the material or just to improve the adherence to the substrate??
I understand that the magnitude of a glitch is related to the drive strength or slew rate of the aggressor. But I couldn't understand clearly the effect of victim net drive strength on glitch height. It is said in the book: "Static Timing Analysis for Nanometer Designs" and I quote
"The smaller...
when talking about glitches and crosstalk in interconnects it is said that the magnitude of the glitch is dependent on the drive strength of the victim net.
"Victim net driving strength: The smaller the output drive strength
of the cell driving the victim net, the larger the magnitude of the...
Is it possible to create a dual processor design using EDK tool such that the processors (Microblaze units) are independent and mutually exclusive, yet constitute the elements of the same embedded system.
The examples I've checked implement multi-core (multi-thread) processing units.
Sir, in our fsm design there appears to be a warning appearing while xilinx synthesis. The warning reads as:
"Signal <next_state> is missing in the sensitivity list is added for synthesis purpose"
I guess its pretty clear that the trouble with clock appears only in the 1st "always"...
The microcontroller consists of a program counter, a Rom, instruction decoder(), alu,registers and Ram.
The control structure is as follows:
module control_unit ( rst,
start,
control,
path,
zero...
<<< Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0" >>>
this statement was appearing in the synthesis info of Altera
Quartus:
alongwith
<<<<<<<<< Info: No user constrained clock uncertainty found in the design. Calling...
Can Xilinx ISE or Altera Quartus synthesize a design unit which uses no clock inputs whatsoever?
Is it possible to simulate an asynchronous module (a microcontroller) using synchronous design tools.??
I tried the fpga synthesis of an asynchronous microcontroller (module in verilog), which very...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
