Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It looks like your compiler may be linking against the wrong libraries. Are you setting up both compilations using the same configuration files?
If you need to check which libaries your compiler is using and how Makefiles are calling your compiler you could download a demo copy of Breeze - it...
If you are writing a testbench for any simulator you should try to make a general interface that can be reused and read in the test data externally. General interfaces with {data, req, ack} signals work well. This interface should be a vhdl or verilog wrapper so that you can instantiate your...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
