Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rockycheng

  1. R

    Question about using diode-connected transistor to limit suppoly voltage

    Dear all, I'm trying to use two diode-connected MOS transistors to limit the supply voltage (may reach 5.5V) for the 3.3V transistors in 0.13um process. At normal operation, there is a static current through the diode-connected transistors, making enough voltage drop to keep the circuit safe...
  2. R

    problem generating noise in a circuit

    Could you pls tell me your idea? You want to generate a DC voltage (with noise) at node 4? Then use the LM741 to amplify the noise signal? I think you have to block the DC voltage and add input resistor to the amplifier, otherwise the output of the amplifier will only be the negative supply...
  3. R

    problem generating noise in a circuit

    If you connect the power supply to that of a class-D amplifier working at high output power, don't use decoupling capacitors, it will be noisy enough:)
  4. R

    Ph.D. In Analog IC design

    It depends ... Added after 4 minutes: If an engineer always keep him/her so busy as AdvaRes, the boss must be very happy :)
  5. R

    how to use switch in analoglib

    analoglib C and D are control nodes, and the one with instance name mark is positive. You could set the open voltage to 1.6V, and the closed voltage to 1.7V. So when the control voltage is high (3.3V), the switch is turned on. JUST TRY IT :)
  6. R

    Ph.D. In Analog IC design

    Go find a job if you can, because practical experience from industry is more useful to a master graduate.
  7. R

    Method to counteract noise injection from pulse signals

    Ok, it seems that shielding is an easier way. I think there are two circumstances for shielding: 1. to prevent noise lines to disturb other blocks; and 2. to protect sensitive lines from being disturbed. So should I use seperate ground plane for two types of shielding?
  8. R

    Method to counteract noise injection from pulse signals

    Thanks raka200. The pulse frequency is about 300kHz. Added after 2 minutes: If I simply use an inverter to generate the opposite pulse, is the second method still effective? I don't want to make the circuit too complicated.
  9. R

    Method to counteract noise injection from pulse signals

    Hello guys, When I design a drive circuit, I found the wires carrying the pulse signals are quite long and go through some analog blocks. I'm trying to find some method to reduce the potential interference. I have 2 now: 1. Use shielding. But I don't like this method very much, since I worry...
  10. R

    Job opportunities in an IC design company based in Shanghai

    Fem, I'm sorry you say so. But I will never say any one as a cheater, especially when you don't really know each other. Besides, market decides which product is better, not you. Finally, to recruit valueable talents is always a difficult and one of the most important tasks for any company which...
  11. R

    Job opportunities in an IC design company based in Shanghai

    ic design job shanghai Apexone Microelectronics, the first private company in China which received FSA Outstanding Financial Performance Award in 2006, is an innovative fabless semiconductor company that designs, develops, manufactures and markets proprietary, high-performance mixed-signal...
  12. R

    trigger pulse generation in thyristor

    Hi IanP, I only read little about thyristor. I want to know what really triggers the thyristor? Volate or current pulse? Thanks!
  13. R

    How to get a common-mode voltage (Vdd/2) with high PSRR?

    Sorry, "PSRR" should be corrected as "KSVR".
  14. R

    How to implement a low cost rail-to-rail voltage buffer?

    With a supply voltage of 2.5V, I want to buffer a voltage signal that ranges between 0.25V to 2.25V. I want to know if there exists any simple ways to achieve this. I don't have much current budget on it, and only CMOS devices are available. Another quesion, do I have to use the folded cascode...
  15. R

    How to get a common-mode voltage (Vdd/2) with high PSRR?

    Do you mean this figure? thanks!

Part and Inventory Search

Back
Top