Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rmbTechno

  1. R

    How to know the complete hierarchy of any cell (used as a synchronizer) in a netlist

    I am trying to generate a hierarchical path of a particular cell(used as a Synchronizer module) from the netlist. I know that "Module XYZ" is used as a synchronizer in the netlist but I want to capture the complete hierarchical path of all instances from the nestlist using Synopsys's VCS. Is...

Part and Inventory Search

Back
Top