Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rizwan rashid

  1. R

    MIN. channel length for level 1 cmos

    hi. i am working on comparator using level 1 mosfets.. can someone tell me that what is minimum channle length limit for level 1 moset???
  2. R

    what should be biasing voltage of ota

    hello! what should be biasing voltage of operational transconductance amplifier.. i want to know about biasing voltage not about supply voltage.. for example in attached file or image what should be value of Vbias1.... please help me out..
  3. R

    bsim model simulation in ltspice

    hello! i am working on comparator and i want to include bsim model for cmos in lt spice ...can anyone tell me how to do this?? and fro where can i download it...becuase i have download i from https://www-device.eecs.berkeley.edu/bsim/?page=BSIM3 but i dont know which file i have to add in lt...
  4. R

    bsim model in ltspice

    hello! i am working on comparator and i want to include bsim model for cmos in lt spice ...can anyone tell me how to do this?? thanx in advance
See more

Part and Inventory Search

Back
Top