Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When I was mentioning a 10-bit read, I actually meant a read transfer addressed to a slave with 10-bit address.
Anyways, my query still remains unsolved. I was talking about the scenario when a master tries to put a dummy 10-bit addressed write (where there is no data transferred), followed by...
Hi all,
I have a query regarding I2C protocol for which I couldn't find an answer to in the specs.
-- Consider there are two masters and a single 10-bit slave operating on the I2C bus. Following a start condition (not a repeated start), one master drives a 10-bit write transfer whereas the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
