Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
formal verification is a method of comparing a design with a model and reporting whether the design satisfies the model.
The model could be in different format (e.g. RTL, Assertions etc)
Formal verification in general terms is used when the model is assertion based.
Equivalence checking is a...
Hi as a part of my course work I am conducting a (short) survey of flows and methodologies used in ASIC/FPGA industry.
I would request the veterans of the industry to take the survey.
While I cannot promise an Iphone or an IPAD to the first 10 respondents. I will make an honest effort to discuss...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
