Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I am new to LEC and asking silly question but, I am curious to know it. Sorry for that!
Could anyone please let me know the exact use of "set flatten model".
What i can see is that it converts DFF/DLAT to ZERO/ONE.
Could any one please explain in detail what this command does exactly...
Hi kornukhin
LEC command to compile file and do file:
bsub -Is -q long -P pictus /sw/cadence/conformal/111usr1/lnx86/bin/lec_64 -lpgxl -nogui -dofile rtc.do
//****************************************************//
// do file : conformal command script...
Hi
I am getting following error while performing LEC with Cadence conformal.
Error: PARSE_ERROR: Parsing syntax error
// Missing a left parenthesis in an instantiation statement
The line of code for which this error is shown is :
localparam MC_AUXM = (MC_AUX ==...
Hi Klaus
Thanks fo rthe explaination.
I am not getting why lower limit is multiplied with 1.25! How does multiplication factor 1.25 depends upon startbit and stopbit?
Richa
please help me out in understanding how STOP condition will occur after ACK arrives on SDA line.
After data transmission, ACK occupies SDA line for one clock pulse and data on SDA line, along with ACK, changes when clock is low.(as shown in fig below)
__ _ _ _ _ __...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
