Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello
Please help me out in converting a SystemVerilog class to SystemC module.
I have tried "scgenmod" command of ModelSim, but it is giving error
Thanks in advance!
Richa
I have designed the function to calculate log base 2 and then calling it in module, but it is giving error "External Function 'logb2' may not be used in a constant expression"
The code is:
function integer logb2;
// inputs
input integer n;
begin
n = n-1;
for(logb2=0...
Hello Maulin
Consider an example of bus. The bus is such that its width can be varied i,e., parametrized.
entity xyz is
GENERIC(
P_BUS_WIDTH : NATURAL : 8; --! default bus width is 8
);
PORT(
a : IN std_logic_vector(P_BUS_WIDTH downto 0);
b ...
How can parameters(generics in VHDL) be included in SystemC? Right now I am trying to convert a code written in VHDL to SystemC. The VHDL code has some generics(parameters). How can I convert them to SystemC code?
In USART, can CPU or DMA directly read or write data in FIFO? Or do i need to use separate register such that this register stores the data coming from CPU and then write this data from register to FIFO. like wise store data from FIFO to register and then send this data to CPU? Help me out!!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
