Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rhajj

  1. R

    multi source error using Xilinx

    i tried removing the tmp signal but instead it still gave me multisource in codeword<0> , codeword<1>, codeword<3>, codeword<7>
  2. R

    multi source error using Xilinx

    okay so can u suggest the way to fix it ? should i rename or something ? i'm new at this
  3. R

    multi source error using Xilinx

    library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity Encoder_eight is Port...
See more

Part and Inventory Search

Back
Top