Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
We are also in the same stage..we came to know that .mdl file is required for simulink. So we need .mdl file for transceiver to simulate on simulink.. If u get some solution please let me know.
Thanks
Hi..I am also facing same error while checking DRC.
I am using TSMC0.18 PDK
Thanks
---------- Post added at 22:56 ---------- Previous post was at 22:55 ----------
If you got any solution for this prooblem, please share with me.
Thanks
Hi,
In ADS 0.18 um TSMC process,
From my calculation I need to keep NMOS width around 350 um.
but getting restriction error that more than 100 um width not allowed.
What should I do to keep transistor width 350 um.
Thanks..
S..Sure I explain my problem in better way..
Actually I am doing simulation of LNA on Hspice RF,and seeing results on cosmoscope..but not getting
S-parameters plots correctly as ususally it should be..
I am attaching Spice code for LNA, please rectify my problem...
Thanks..
I have designed LNA.I am getting s11 constant(straight line).
Also same thing for simple R L C series circuit.
Plz help..Why correct s11 is not coming.
Thanks..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
