Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rficd

  1. R

    How to form the codeword according to the theory of ziv compress algorithm?

    how to form the codeword according to the theory of ziv compress algorithm. Please help me/
  2. R

    phd or job after masters engineering

    you need consider all the conditions: age, family, your interest, your target and your life status. Please consider it again and again.
  3. R

    Signal strength in a wireless channel

    statistics distribution signal strength 1.the vertical distribution is not mean in real life because the rx and tx is distributed in x-y planes. 2. antenna divirty is based on the beam range.
  4. R

    What does the variance mean for the RV?

    Re: variance maybe the autocorelation is corresponding to power. or the second order moment about origin is corresponding to power.
  5. R

    How to check the Q of a certain component by ADS?

    Re: Q's of On-chip L and C you can refer to the spectre or spice model about the Q value of inductor or capacitor provided by Jazz. you can transfer the spectre model to ADS model using the tools of ADS.
  6. R

    Programmable Divide by N Counter

    you can refer to razavi's book about PLL. the main theory of N divider is formed by A counter ,B counter and one dual mode prescaler DMP(p/p+1). assumed that the vaule of A and B counter are A and B, respectively, and A>B. A and B is counted at the same time. when B <=0, the DMP divider p+1...
  7. R

    Looking for references on Doherty amplifiers

    doherty amplifier + bousnina PLease refer to IEEE microwave magazine in 2006. there is one paper is directly related to this topic.
  8. R

    About bandwith of PLL

    the R and C1 form one zero, and the other capacitor c2 form one pole, and the pole and the zero form the bandwidth of LPF of PLL.
  9. R

    Quesions about Layout of the large pmos in LDO.

    ldo lay out The most important thing is that the size of width, length and multi-fingers in schematic should be the same to the size of that in layout. Then, you can keep the performance of the designed ckt.
  10. R

    Need Brian Brandt Ph.D thesis on sigma-delta ADC?

    brian brandt thesis sigma delta hi, newton_wang where are you get it? Please upload here. I also need it. thanks,
  11. R

    Urgently,about subthreshold circuit design in CMOS process

    ALL, I meet a puzzle problem. In voltage follower design, I find many transistors in threshold region and the performance is good for large power supply variation. According to the general rule, the transistors should be in active region. I get the result that the performance is better while...
  12. R

    how to do a pipelined ADC design

    Please make sense the difference between pipeline architecture and two step architecture. There are some the same point and some different.
  13. R

    Is it easy to build a gsm modem for bsc thesis?

    maybe you need some technique about GSM BBMAC, you can modfiy the BBMAC to reach your target.
  14. R

    Hep me make a true rms to dc converter

    Re: rms to dc converter you can refre to us patent 7002394
  15. R

    comparator resolution in a ADC?

    flash adc comparator note: offset has great effect on the resolution of comparator.

Part and Inventory Search

Back
Top