Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rezash

  1. R

    density analysis for CMP

    Foundry usually uses fixed dissection regime to analyze layout density before CMP. I was wondering how window size and tile size are determined? what parameters do they depend?
  2. R

    [SOLVED] how can I generate multiple layout with a for loop in SKILL language?

    I am trying to generate 10 layouts with names for example test1, test2, .... using SKILL language. I wan to Know how can I define the cell names in the following program: for(i 1 10 cv=dbOpenCellViewByType("work" "test" "layout" "maskLayout" "w") dbSave(cv) dbClose(cv) )

Part and Inventory Search

Back
Top