Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Temperature and Delay
I know that as temperature increases the delay will increase & also i came to know that below 65nm tech. node there is temperature inversion phenomenon, which will decreases delay as temperature increase.
Also i need to know about the mobility variations when the...
Regarding the temperature effects have two Explanations with me & i need to know which one is correct.
Explanation 1:
When you increase the temperature, vibration in silicon lattice increases which also increases the number of free electrons and holes which gets freed from their respective...
Hi,
I have generated test patterns for some ISCAS'89 Benchmark circuits.But when i open the test pattern file it is not directly understood-able.it is showing some indexes like showing below.Can you please help me in interpreting these indexes.So that i can find out the inputs and outputs and i...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
