Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi guys, I have question about the setup and hold time timing closure. I agree that hold time is important since it is independant of frequence. But what is the most significant aspect that will impact the hold time? I think the real silicon have a lot of noise and delay that will impact the...
latch and flip flop
I think master slave structure will reduce the racing risk. i don't think it is related to edge or level sensitive consideration. latch is faster than ffs by nature and time borrowing can be implemented on latch. There is a lot of definition confusion about latch and ffs...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
