Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have also experienced this error. It happens during the final DRC before the bit file is generated. I am using Vivado 2013.1 targeting a K7 325 FFG900, did anyone ever figure this one out?
My design meets timing and is using two Xilinx cores, one of them is the purchased Tri-Mode Ethernet MAC...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
