Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi all,
can any body help me ,how the training in sandeepani bagalore.what is about placements there.what are the companies visiting campus.please help me
thanks
scl chandigarh
hi all,
can any body know about SCL chandigarh,VLSI training.what is the status of placements and what is about course.what are the companies visiting for campus recruitment.please help me.please give me your mail id i will contact you.
thanks
hi all
we are having campus interviews of LSI Logic banglore in this month.can any body help me to know the written test paper model.what are area they will cover in written test i.e Aptitude,etc...
if any body attempted LSI test please reply me the areas they cover
very urgent
thanks
hello
Can any body help me how exactly the calculation of CRC is implemented in Hardware
I am planning to improve the design of CRC?
please give ur suggessions to improve design
HELLO EVERYONE
CAN ANY ONE TELL THE PROCEDURE HOW START USING SYNOPSYS (DIGITAL DESIGN) TOLLS ,THOSE ARE DESIGN COMPILER,PHYSICAL COMPILER,VCS AND TIME PRIME TOOLS.
PLEASE GIVE ME GUIDE LINES HOW TO START SIMULATION AND SYNTHESIS FOR VHDL OR VERILOG HDL'S
THANK YOU
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.