Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Check by expanding and zooming in window
Atleast some signal should be visible
If not check ur digita data in hex
Is it a sine/cos data in hex format?
Check the above two points first.
using dpi
Hi ,
I am using the above script for running co-simulation(C-code & SystemVerilog).
But I am not able to get my waveform file.
Lines written in testbench to dump wave.
-----------------------
initial begin
$recordfile("./wave/TD_TST.trn");
$recordvars;
end...
fpga project reports
hi ,
hw did u model channel model.
Is it Ricean or Raleigh .......
I didn't see any packet or frame detection.
Nor a Equalizer ,nor a Synchornisation circuits like
coarse synchronisation(or symbol boundary detection),
coarse frequency offset detection,
fine time and...
frequency domain equalizers are much simpler that time domain equalizers.
In OFDM we implement equalizer after FFT,so here frequency domain equalizer is a simple Equalizer = FFT out/(CHannel Estimate) .
I think u should check the relation between the case 4'b1000 with
other cases ,if some relation exists then u can implement only
2:0 mux.
Lets say 4'b1000: x = ~y;
4'b0000: x= y;
In the above case u don't require to write explictly 4'b1000.
use 2:0 mux and when [3] is 1 take output...
Hi ,
In compare and select u set
(a<= b)? "0" : "1"
and during traceback choose best state as state having minimum value.
But at the start of traceback(while choosing best state),if two states are having
same value,then something is wrong.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
