Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think it is a conventional style or rule of logic design, especially for ASIC design. Since, the final netlist to be passed to the backend for layout, had better to contains only two submodule, one is the core logic(RAM & PLL could be included as well), the other is the IOPAD or IOCELL , Power...
Clock skew is the maximam difference of the delay time from the clock source to all the clock port of the flip-flops in that clock domain. And Clock delay, in this sense, is the average(mean) of the above delays.
PLL is for phase lock loop. In the sense of clock synthesizer, it contains a...
Re: which FPGA is better?
Just my opinion :
1. Xilinx XC4000(E) is around the performance of Altera EPF8000.
2. But then the successful EPF10K series of Altera beats the XC4000 family, at least in the performance issue, resulted from the fast track connection structure of Altera.
3. After...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
