Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am doing vhdl implementation of dsss as my btech project
my target board is spartan 3e
i have been able to design pn sequence generator,bpsk modulator and demodulator.
the output of bpsk demoduator has a slight lag wrt to input of bpsk modulator.
my pn sequence is 16 bit and occupies exactly...
hi
i am doing vhdl implemntation of dsss as my b tech project
i have been able to write code for pn sequence generator
i am stuck at bpsk modulator and demodulator
i am not bothering about synchronisation
the demodulator has a low pass filter(integrator) and a decision device
can some on suggest...
fast fourier transform using vhdl thesis
i dont think this file is illegal
it is some ones thesis
please delete it if it is ilegal
it has code for implementation of 8 point fft and ifft
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
