Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rangicut

  1. R

    [SOLVED] Simple question about carry logic implementation in old Xilinx Spartan 3 series FPGA

    Oh, yes. I've written the truth table - everything is OK, my mistake) Thanks!
  2. R

    [SOLVED] Simple question about carry logic implementation in old Xilinx Spartan 3 series FPGA

    Hi, everyone! Can someone help me with one strange thing in the documentation of Xilinx Spartan 3 FPGAs. I have an old PCB with Spartan 3E FPGA. The device realizes some DSP and arithmetic algorithms. My task is to optimize them in means of area. I've opened this FPGA datasheet (ds312 -...

Part and Inventory Search

Back
Top