Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yeah something along those lines. My understanding was a mess - I clearly wasn't following it through correctly, but your table showed me how to trace the steps in a proper methodical way. Now I am pretty sure that I can apply the same principles to solve any similar question that might come up...
Thanks once again.
I tried tracing it again, following on from your values, and got this:
0,8,9,10...15,7,6,5,4...0,8...
Is this correct? I hope I haven't made a mistake somewhere.
Hi thanks for your reply.
Of course I did try. This isn't homework actually, I am studying for finals, and it was the only question out of a set which I couldn't solve.
I think it might be counting like this, but I am not too sure.
7,6,5,4,3,2,1,0,7,6,5,4...
What do you think?
Thanks for the replies.
Hmm, counter might be a wise option. Thanks for the suggestion. Some questions:
* So would the counter count for a fixed number of clock cycles, and then trigger a flag once it 'fills up'?
* Would I have a separate process for the counter, and check the value of the...
Ok, so assume I have two or more variables like this:
shared variable char_one : std_logic_vector(7 downto 0); -- ASCII character one.
shared variable char_two : std_logic_vector(7 downto 0); -- ASCII character two.
...
...
I am trying to figure out, how I can possibly output the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
