Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks, flatulent.
I want to realize a rising phase vs frequency, so it need a positive pole, and negative zero. But in many paper and book, there are a negative pole and positive zero.
I want to realize the Tranfer function (1+a*s)/(1-a*s), not(1-a*s)/(1+a*s). How can I use one opamp and RC to realize, please give your advice, thanks.
tsmc 13 download
when i use this design kit to do simulation, it alway report the following error? can you give me some advice? thanks!
Simulation / Synthesis Messages
Error detected by hpeesofsim during netlist flattening.
While evaluating expression `nch_rf.Tox':
expression has...
When I read the book of "The Design of CMOS Radio-Frequency Integrated Circuits" of Thomas Lee, I want to get a model for hand calculate lna noise figure and linearity, I notice that there need some parameters, such θ and Esat.I use θ=2*10^(-9)/tox, but find it's accuracy is too poor. How can...
Comparing these two figures, I think you want to cancel the offset voltage of preamp and latch. but for conventional latch, when the latch works on 'nonlinear' .
. when the switch is 'on' and the latch is in 'reset', the latch output is all vdd(or a common mode voltage), so the input voltage...
when you design a high BW opamp, the parasitic capacitor need be considered, such as cgs of M3. and the Cgs and gmbs of M9 when the compensation cap connected the source of M9 with the second stage output, because there is a zero at right plane, which affects your phase magin.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
