Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i got error at "=" please help me
module sipo12(d,c,r,q);
input d,c,r;
output [2:0]q;
reg [2:0]q;
always @(negedge c);
begin
if(r)
q=3'b000;
else begin q[2]=d;
q[1]=q[2];
q[0]=q[1];end
end
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
