Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I'm able to run Monte-Carlo Simulations using gpdk180. I'm doubting that in gpdk model files
Process parameters
Mismatch parameters
are defined. Whereas the same are defined to be Zero by default @UMC180.
Kindly let me know how to work it out.
Hi all,
How to rum Monte-Carlo Simulations in Cadence Virtuoso Analog Design Environment...? I'm using UMC180 Technology on IC616. The model files are been loaded to ADE automatically because of *.il file at schmatic level. I'm able to locate Monte Carlo model fles @...
Thanks a lot for your reply dick_freebird.
Things are very much cleared me from TLR (Topological Layout Rules) document.
Thank you once again for your kind reply.........
Hi All,
I'm working on Cadence IC616 with UMC40LP technology & using Calibre for DRC. I've encountered following DRC error.
POLY1 must be covered by N+ or P+ implant layer
Exclude AA_CELL_MARK, HR and MR layers
I've turned ON the following switches Since it's a block level Design.
DRC...
Thanks a lot for your reply dick_freebird.
I've designed Vernier Delay Line TDC, So Start and Stop signals are there, rather than pulse Input. I'm using vpwl to generate Start and Stop signals. I'm using Fixed Start Signal and varying Stop signal that's how I'm observing Thermometer Codes...
Hey All,
How to measure the Single-Shot Precision of my designed Time-to-Digital Converter..?
I'm working on Cadence Virtuoso Design Environment.
Thanks in advance.......
Thanks a lot for your Quick reply FvM....
My intention behind opening this question is...
How to find the Setup & Hold time of my designed Flipflop....?
Hey All,
How to plot the sampling window of the Flipflop..?
Is this graph mirror image about y-axis for Setup & Hold Time..? (Please follow the attachment)
What do I need to understand by the Positive & Negative Data to Clk Offset in the Graph...?
Follow the attachments for my concern...
Serfacy,
By the same token,
The Internal impedance of Current source in Bounded and Convergent System should be THE LARGE possible value. So idc of analogLib in Cadence Virtuoso Design Environment would be....?
Serfacy,
Thanks a lot for your reply....
BUT
In scripting the width of the variable holding data is FINITE. INFINITE means the largest possible thing.
For Example the width of the variable holding data is 4. The largest possible number is 9999 (in Decimal Number System)....?
What’s the exact Internal impedance values of vdc and idc of analogLib in Cadence Virtuoso Design Environment...?
Please do enlighten me in this concern......
Thanks in advance.......
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.