Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ramagandhi

  1. R

    What are the issues faced when transition violation occurs?

    hi every one, can any one explain about transition violation issues? Thank you rama
  2. R

    How to calculate library setup time and Hold timel?

    hello every one, can any one explain about How to calculate library setup time and Hold time? Thanks in Advance RGR
  3. R

    If i get struck at 0 and struck at 1 faults after doing DFT what will i do?

    hi every one i would like to know If i get struck at 0 and struck at 1 faults after doing DFT what will i do? Thanks in Advance Ramagandhi
  4. R

    Synchronous & Asynchronous Sequential Circuits

    What are the major differences between Synchronous & Asynchronous Sequential Circuits? Thanqs in advance.......
  5. R

    How to fix DRC'S in physical design?

    Thanqs rca - - - Updated - - - Thanqs OhaAmo - - - Updated - - - Thanqs VijayR15
  6. R

    what do you mean by electro migration???

    Thanqs @rca - - - Updated - - - Thanqs @ohaamo
  7. R

    Difference Between VHDL and Verilog?

    Hi all, Please tell me difference between VHDL and VERILOG and using application area of both. Thanks.
  8. R

    What are decap,tap and endcap cells in physical design?

    hello every one can any body explian about dcap,tap and decap cells?
  9. R

    How to fix DRC'S in physical design?

    hello every one can anybody tell how to fix DRC's in Physical Design(PD)?
  10. R

    what do you mean by electro migration???

    hello everyone can u please explain about electro migration in physical design(PD)?

Part and Inventory Search

Back
Top