Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
yes, we use metal fills to maintain the uniform density.
this metal fills are not floating but, is connected to mostly VSS.
connected VSS is because to reduce the IR-EM effect and also timing will be better after the Metal Fill insertion.
thanks
Rama Krishna
the delay of this cell can be decrease in P&R flow.
and i think cell delays in DC is not real and will not correlate with the delays after P&R.
and also check the tran and cap values to that cell, and lib delays.
thanks
Rama Krishna
Hi,
we do path grouping at place stage.
path grouping is very useful for timing critical tiles.
but run time will increase by 20%.
command in ICC:
group_path
thanks
Rama Krishna
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
