Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: CRRP
Hi,
I will try to put in a different way
CRPR stands for Clock Reconvergence Pessimism Removal.
While doing FF-FF timing analysis, we are adding up the common clock path twice for the data path and the clock path. This leads to pessimistic results. When we use the CRPR switch we...
Re: Questions related to Physical design: kindly help (Part
Please find my answers below
26. how to do ILMs for timing optimization?
A) ILM stands for Interface Logic Model. When faced with running STA on huge blocks we use ILMs of child blocks to run top level STA for better run times. ILMs...
Re: CTS
Hi,
CTS engine also works on fixing max tran and max cap violations, reducing the clock insertion delay and balancing the skew as well.
Best Regards,
Rakesh
Re: globalrouting
Hi,
In global routing stage the tool just assigns particular a route to a particular GRC and the layer name. Routing doesnt take place inGR. Ony during the track assignment detail routing the routing takes place. We have options to use non-preferred routing in some special cases.
jupiterxt guide
Hi Siva,
JupiterXT has a power analysis utility called PNA(Power Network Analysis). Eventhough it is not sign-off it is a useful one to do some analysis like IR Drop values, voltage maps during intitial stages.
For your case you can do a comparision study. Check in solvenet...
Re: tapeout
It is a stage where you handover your chip design to the foundry like TSMC,UMC etc . You need to follow guidelines and fill the required data asked by the foundry. You have to make sure you design is clean in aspects like timing,DRC, LVS, Antena, Density, FIll before giving the...
high frequency power routing
In general for high frequency designs we route the clock nets close to the power or ground nets to shield the clock tree from unwanted crosstalk effects.
Hi,
There Astro usage wont differ much provided u r using the correct technology data (tf, itf for tluplus) for the respective tehcnology.
Once difference I remember is the notch fill methadology which is different in 130 and 180 in Astro. As newcpu told we should consider SI when Implementing...
Hi,
I am having problems streaming in GDS files of Custom Analog blocks from Cadence Virtuso into Synopsys Astro.Only the layers matching in both the tech files of being streamed in properly and others are missing.
Did anyone face this problem. Do you have a gdsInLayer.map file for the Cadence...
Hi Biswami,
My honest advice is to follow your dream.I am telling this bcoz you shouldnt be in a position where 10 years down the lane you keep regretting for what you should have done early. I guess you are having enough time to switch to ASIC Design
I did my PGDiploma in Sandeepani and I...
Re: hierarchy designs
It is important to preserve the hierarchy in Astro if you need a hierarchial verilog out.
When you select the preserve hierarchy the Astro will initiate the Common Graph which keeps tracking the hierarchial boundaries when the implemnetation is goiong on. When you want...
aprpgconnect
hi Prasad,
You are right. The aprPGConnect, is used for logical connection of all VDD, VSS nets of all modules.
For physical connection you can use the axgCreateStandardcellRails command to create the std cell rails and through them connect to the rings or the straps depending...
Hi Siva,
While doing semi-custom design the last thing, you want to have is DRC inside standard cells, bcoz u cant do much to clear them. By the way which std cell library are you using. Contact the nendor and get it right
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
